ARM: dts: socfpga: Adjust NAND register layout on Arria10
authorMarek Vasut <[email protected]>
Mon, 7 May 2018 20:22:26 +0000 (22:22 +0200)
committerMarek Vasut <[email protected]>
Tue, 24 Jul 2018 22:13:32 +0000 (00:13 +0200)
commit64eeb1585428b71e29022e22d1aae86b65b9e052
treee81ae5caa33279729457ea7ab0e93ff6c7ef5417
parent42f4b83b52735d698bf3f3de2665bf6d42db9f1c
ARM: dts: socfpga: Adjust NAND register layout on Arria10

Adjust the NAND register size on Arria10 to reflect reality.

Signed-off-by: Marek Vasut <[email protected]>
Cc: Chin Liang See <[email protected]>
Cc: Dinh Nguyen <[email protected]>
arch/arm/dts/socfpga_arria10.dtsi